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ABSTRACT 
The exponential behavior of MOSFETs in subthresh-
old operation has recently been exploited to build 
CMOS translinear circuits such as multipliers and 
log-domain filters. A major obstacle in developing 
a practical CMOS implementation is the variation in 
threshold voltage between devices. In translinear cir-
cuits, these voltage offsets manifest themselves as gain 
errors in the current-mode outputs. We have designed 
a floating-gate CMOS current mirror that can adapt 
its gain to compensate for these errors. The adap-
tation process uses only hot-electron injection, so the 
high voltages typically associated with tunneling are 
not needed. A small array of these circuits were fabri-
cated in a standard 1.2 Jim double-poly CMOS process. 
We demonstrate gain adaptation and discuss the non-
linearity introduced by the adaptive mirror. 
1. INTRODUCTION 
Translinear circuits use devices whose transconduc-
tance is linear with current (i. e., the current through 
the device is an exponential function of the input volt-
age). A recent resurgence of interest in log-domain fil-
tering [1] has led to the development of translinear, 
current-mode circuits in modern technologies. Stan-
dard CMOS processes are well-suited for building 
translinear circuitry if the transistors are operated in 
the weak inversion, or subthreshold region, where the 
drain current exhibits an exponential dependence on 
gate voltage. Recent work with translinear CMOS cir-
cuits has yielded practical log-domain filters, multipli-
ers, and more general power-law circuits [2], [3]' [4], 
[5]. 
The device-to-device variation in threshold voltage 
associated with MOS transistors [6]' [7] is a major ob-
stacle in building arrays of matching translinear circuits 
across a die. In translinear circuits, these voltage off-
sets are transformed into gain errors in current-mode 
signals. This is easily seen by considering the simplest 
current-mode circuit: the current mirror (see Figure 1). 
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Figure 1. Current Mirror with Transistor Mis-
match. Stochastic cross-chip varations in the 
threshold voltages of MI and M 2 , modeled here 
as voltage sources VI and V2 , introduce gain er-
rors into translinear, current-mode CMOS cir-
cuits. 
The voltage sources VI and V2 represent offsets in the 
threshold voltages due to impurities in the silicon, sur-
face states, and defect traps. The equation for sub-
threshold transistor operation in saturation is given by 
1= loexp (;r Vg ) (1) 
where Ur is the thermal voltage kT/q, K, is the expo-
nential slope (typically around 0.65), fo is a process 
dependent constant, and Vg is the gate voltage. Thus 
if we force a current lin into M 1 , then the gate voltage 
of M2 is given by 
Ur lin v: = - In - - VI + V2 9 K, 10 (2) 
Solving for lout. we get 
(3) 
where 
K = exp [U: (V2 - Vr)] (4) 
If VI =f. V2 , then K =f. 1. A second source of mismatch 
in CMOS transistors is varation in the length Land 
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Figure 2. Schematic of the Programmable-Gain 
Current Mirror (PGCM). The diode-connected 
transistor Ml is capacitively couple to the float-
ing gate through Cin . This floating gate volt-
age controls the current through M 2 • If Vd is 
sufficiently low, hot-electron injection will add 
charge to the floating node, decreasing Vfg . In 
programming mode, the floating-gate charge is 
increased until the current through M2 equals 
lprog. After programming, lprog is set to zero, 
and M4 is opened. 
width W of devices. Since current is proportional to 
W / L, this also introduces gain errors. 
We have developed a novel circuit to compensate 
for current-mode gain errors. The Programmable-Gain 
Current Mirror (PGCM) uses a floating-gate transistor 
to store a compensation gain factor locally in a non-
volatile fashion. Here we describe the theory and oper-
ation of the PGCM, which was fabricated in a standard 
1.2 /-lm double-poly CMOS process. 
2. CIRCUIT ANALYSIS 
The PGCM is shown in Figure 2. We assume that tran-
sistors Ml and M2 are operating in the subthreshold 
region of operation, where the drain current is an expo-
nential function of gate voltage. The current through 
a pFET whose source and well are connected to Vw is 
given by 
I = 10 exp [~T (Vw - Vg )] (5) 
The input current lin sets the voltage Vin to 
Vin = Vw - UT In lin 
K, 10 
(6) 
The floating gate voltage Vfg is given by 
Vfg = Cin:V; + C c v: + CWTT + Qfg 
CT m CT C CT v w CT 
(7) 
where Qfg is the charge trapped on the floating gate, 
and CT is the total capacitance seen by the floating 
node, including the parasitic capacitance between the 
node and the well, CW • Formally, 
(8) 
If we assume for now that Vprog is at ground so that 
lprog = 0, and Vmode = 0 so that this transistor is 
turned completely on, then we can express lout as 
(9) 
Substituting Equations 6 and 7, we derive an expres-




a = - (11) CT 
A = exp [;T [(1- Cinc: Cw ) Vw - Z; Vc]] (12) 
E=exp[-~Qf9] (13) UT CT 
The circuit mirrors a power a of the input current 
multiplied by two gain terms: A, a constant set by the 
biases Vc and Vw ; and E, a term set by the charge on 
the floating gate. 
We can add charge to the floating gate (thus chang-
ing the gain E) through hot-electron injection [8]. If 
the drain-to-source voltage Vds of a pFET is made suf-
ficiently large (8-10 V in a typical process), the strong 
electric field between the drain and the channel will 
induce hot-hole impact ionization. This produces elec-
trons which begin to travel back toward the source, 
accelerated by the field. Some of these electrons may 
acquire enough energy to surpass the oxide energy bar-
rier and move into the gate. If the gate is floating 
(i.e., surrounded by oxide and having only capacitive 
inputs) then the charge will remain indefinitely until 
removed by tunneling or by exposing the chip to ultra-
violet light. Injection current increases approximately 
exponentially with Vds , increasing by a factor of ten 
every 580 m V [8]. 
To equalize the gains in an array of PGCMs, we ap-
ply an input current lin to each PGCM. These input 
currents could be the outputs of an array of nominally 
identical translinear circuits that exhibit gain errors. 
we set Vmode = Vw and Vprog to a reasonable subthresh-
old bias, which forces the current lprog through M 2 • 
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The drain voltage Vw is raised to 10 V, and Vc is ad-
justed to bias Mz so that the pFET current is less than 
lprog. This lowers Vd to near ground, and the large 
source-to-drain voltage induces hot-electron injection. 
As the floating gate becomes more negative, the drain 
current of Mz will decrease. As the drain current ap-
proaches lprog, Vd will begin to rise. As Vds decreases, 
injection decreases exponentially. 
Eventually, all PGCMs will exhibit the same drain 
current, regardless of the input current. Of course, the 
M3 transistors have to match well between circuits, but 
this is the only device where matching is critical. The 
exponential slowing of the injection process allows ini-
tially disparate floating gate voltages to approach each 
other asymptotically. Once programming is complete, 
lprog is set to zero, and Vmode is tied to ground for 
normal operation. The drain voltage Vw is lowered to 
3 V to prevent further injection, and Vc is adjusted to 
compensate for this shift. 
3. EXPERIMENTS 
We fabricated an array of four PGCMs in a standard 
1.2 JLm double-poly CMOS process. Our circuits had 
capacitance value of Gin = 14 fF and Gc = 37 fF. 
The absolute value of the capacitance was kept to a 
minimum to maximize bandwidth, but capacitors were 
made large enough to ensure good matching between 
circuits. Generally, even small capacitors such as these 
match very well across a chip [9]. 
The transfer function lout! lin was measured for each 
PGCM. Due to random initial charges on the floating 
gates, the four current mirrors operate with different 
gains (see Figure 3). 
We applied four input currents to the PCGM array: 
lin, 2Iin , 3lin, and 4lin , where lin = 570 pA. This 
simulated the output of four circuits with large gain 
errors. We set lprog = 570 pA, raised Vw to 10 V, and 
set Vc to 16 V. After ten minutes, we lowered Vw to 3 V, 
Vc to 7.25 V, and lprog to zero. As we see in Figure 4, 
the gain errors have been corrected. As predicted in 
the analysis, the current mirror obeys a power law of 
a = Gin/GT , which was 0.22 for our circuit. 
We then left the circuit powered up for 70 hours 
while current was flowing through the mirrors. Fig-
ure 5 shows the long-term stablility of the PGCM array. 
There is °a small gain shift, but that could have been 
caused by a change in room temperature. However, the 
mirrors remain well matched. 
4. DISCUSSION 
We have demonstrated a floating-gate circuit that 
greatly reduces gain errors in current-mode circuits. 






Figure 3. Four PGCMs Before Gain Correc-
tion. Due to random initial charges on the float-
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Figure 4. Four PGCMs After Gain Correc-
tion. The gains are well matched for subthresh-
old input currents, and exhibit the behavior 
lout'" (lin)"', where a = 0.22. 
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to a reference determined by a well-matched nFET. 
The major limitation of this circuit is its power-law be-
havior, where the output current is proportional to the 
input current raised to a power less than one. This 
behavior could be counteracted by an expansive non-
linearity, or it could be exploited a useful computation. 
This circuit should work well for audio frequencies. 
The bandwidth of a PGCM operating around an input 
current Ide is given by 
f - gin _ ",Ide 
c - 27fC - 27fUTC (14) 
where the effective input capacitance C is 
(15) 
which is 11 fF in our implementation. If we modulate 
a small-signal input around an operating current Ide = 
5 nA then we have a bandwidth of 1.8 MHz. 
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